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Abstract
In this paper, a new iterative algorithm is used to convert analog signals to digital (A/D) using an asynchronous A/
D converter. It is a realtime system, which encodes the amplitude information of the analog signal into a time
sequence. In particular, using asynchronous systems for data conversion is an effective technique in order to
reduce power consumption. The decoder should recover original signal from irregular samples. If a more intelligent
reconstruction technique is used for decoding, signals with higher bandwidth can be digitized. In this work, we
employ delta- and sigma-delta level-crossing sampling schemes. These asynchronous A/D converters are simple to
implement and have very good performance with lower power consumption.
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1 Introduction
Analog-to-digital converters have many applications in
digital signal processing and communication systems.
Conventional A/D converters consist of two steps: sam-
pling operation followed by digital quantization. The
noise introduced by signal distortion due to quantization
decreases the A/D performance. In the literature, the
performance of A/D converters is measured by the
number of bits per sample and signal-to-noise ratio
(SNR) [1,2].
Uniform sampling is used for synchronous implemen-
tation where a common clock is operated in order to
convert analog signals to digital values. In the sigma-
delta modulator, the original signal is highly over-
sampled and the internal clock operates at a much
higher rate than the bandwidth of the signal; however,
the oversampled signal down-sampled at the last stage
of A/D converter. On the other hand, most of the sig-
nals generated by temperature sensors, pressure sensors,
electro-cardiograms and speech signals are almost
always constant and may vary significantly for only brief
moments [3,4]. Thus, conventional converters using uni-
form sampling at the Nyquist rate are limited in the
implemented signal bandwidth, but asynchronous
converters can be used in order to decrease the internal
clock rate.
Asynchronous converters can be implemented without
a global clock and have interesting properties, such as
low power consumption and reduction of electromag-
netic interferences. A nonuniform sampling scheme is
used for this aim. In this process, several reference
amplitude levels are considered in the dynamic range of
the input signal. A sample must be taken only when a
reference level is crossed. In this case, samples are not
spaced regularly, and the sampling rate depends on the
input signal. In other words, when the input signal
become active, the sampling rate is increased and vice
verse. In the level-crossing scheme, two sets of the time
instant and amplitude levels of the samples are saved.
This sampling scheme is the dual of the uniform sam-
pling, where the time instants are quantized, while the
amplitudes are perfectly known [5-9].
In this paper, a new class of A/D converters based on
the level-crossing scheme is investigated. Asynchronous
delta- and sigma-delta modulation are analyzed in order
to minimize the activity, decrease the power consump-
tion of the converters and achieve a good SNR. The
next section describe synchronous and asynchronous A/
D converters in relation to the iterative decoding algo-
rithm. In sections 3 and 4, the new contributions of this
paper are presented, and finally Section 5 concludes this
paper.
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2 Basic principles
2.1 Synchronous A/D converter
In synchronous converters, uniform samples quantized
to approximate a continuous range of values by a speci-
fic set of discrete values. The quantization process
incurs loss of information in the reconstructed signal.
Subsequently, the reconstructed signal may differ con-
siderably from the original analog signal. In order to
overcome this problem, we must use oversampling con-
verters. In the oversampling converters, sampling rate is
greater than Nyquist rate (fNyquist = 1/τNyquist). The ratio
between the sampling rate and twice the signal band-
width is defined as the oversampling ratio (OSR). After
oversampling, the signal is subject to quantization and
then low-pass filtered and finally down-sampled to or
near to the Nyquist rate (known as decimation) [10].
The two main types of oversampling converters are
delta modulators (DM) and sigma-delta modulator
(SDM). The SDM is a kind of A/D converter derived
from delta modulation. The principle of the sigma-delta
architecture is to make rough evaluations of the signal,
to measure the error, and then integrate and compen-
sate for that error [11]. In SDM converter, we have fol-
lowing equation
xn − qn = mun (1)
which x is our original analog signal and q is the out-
put of A/D converter. Here, Δ is the difference operator,
which can be defined by Δun = un-un-1. We have defined
auxiliary sequence u as the state sequence. This explicit
factorization of the quantization error is useful if u is a
bounded sequence. It means that SDM, which is deter-
mined from (1), is unstable and impractical unless the
sequence u is bounded. The relation (1) is valid for n >
0, and we consider un = 0 for n < 0 (this state is an
initial condition for a recursive relation (3)). In practice,
the sequence u can be obtained by integrating the differ-
ence equation (1) based on an associated “quantization
rule,”
qn = Q(un−1, un−2, ..., xn, xn−1, ...) (2)
Consequently, the output bit stream qn can be gener-





(−1)k−1 (mk ) + un−k + xn − qn (3)
The mathematics of sigma-delta A/D conversion is
extremely challenging. Here, we use following difference
equation to introduce an SDM scheme of order m.
If we consider one-bit quantizer as the quantization
rule, the auxiliary sequences u can be achieved from the
following relation
un = un−1 + xn − sign(un−1 + xn) (4)
In order to have a bounded sequence u, y and q must
not be unrelated sequence because u is determined
from y - q via (1). Therefore, Q must be such to tie q to
y to control u.
2.2 Asynchronous A/D converter
In asynchronous converters, we deal with nonuniform
sampling and the original signal should be reconstructed
from two sets of time instants (tk) and the correspond-
ing amplitude values. Nonuniform sampling using level-
crossing method is shown in Figure 1. In this type of
converter, the time difference between irregular samples
should be quantized and transmitted. Therefore, we
need a local timer instead of an amplitude quantizer,
and the quality of the A/D converter is related to the
precision of local timer (Tc). By reducing the value of
Tc, the SNR of the reconstructed signal can be
improved.
There are many methods to reconstruct the original
signal from nonuniform samples. Reconstruction can be
performed by using the TVa method [12], the lagrange
method [13] and the CFTb method [14]. Suppose that
(tk, kZ) are increasing time instants of a irregular sam-
ples. Subsequently, nonuniform samples xs(t) can be
written as xs(t) =
∑
iεk x(ti)δ(t − ti). The sampling set
(xtk ,kεZ) should be a stable sampling set. This means that
this set of samples uniquely determines signal x(t) and,
for this reason, the relation
∫ |x(t)|2dt ≤ C∑i |x(ti)|2
should be satisfied, where C is a constant. For instance,
if |tk - kτ| < (τ/4), the set is stable (τ is the Nyquist sam-
pling rate).
The iterative method is used in order to recover the
original signal x(t) from its nonuniform samples, xs(t)
[15]. The block diagram of an iterative algorithm is
shown in Figure 2. In this scheme, G is a distortion
operator (it is known from the modulator and demodu-
lator that caused the distortion in the input signal). The
iterative algorithm is given by
xk+1(t) = x0(t) + (I − G)xk(t) (5)
where xk+1 (t) is the kth iteration and x0(t) can be any
function of time. However, x0(t) = G(x(t)) is a good
choice to achieve faster convergence. In general, G can
be either a linear or nonlinear operator. By defining the
operators Gˆ = λG and E = I − Gˆ, we can rewrite (5) as
xk+1(t) = Gˆ(x(t)) + (I − Gˆ)xk(t) (6)
where l is the relaxation parameter that determines
the convergence rate. It is simple to express xk(t) as
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Figure 1 Nonuniform sampling using level crossing method.
Figure 2 The configuration of iterative method.
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xk(t) = (Ek + Ek−1 + · · · + E + 1) (7)
If G is considered as a linear operator, then we have
the following relation




If the norm of operator E satisfies ||E|| < 1, by
increasing the number of iterations k, (6) approaches
the inverse system Ĝ (as it is shown in (8)); therefore, xk
(t) converges to xt.
In our problem concerning the signal from nonuni-
form samples, distortion operator of G is a interpolator
and a low-pass filter. Nonuniform samples pass from an
interpolator in order to uniform, and then, a low-pass
filter is used to remove the high frequency of the output
of the interpolator. The SNR of reconstructed signal is
dependent on the order of low-pass filter. the iterative
method is a good idea to improve A/D performance
without using a complicated filter.
The convergence rate of the iterative method can be
increased by using the Chebyshev acceleration (CA)
algorithm. The block diagram of this method is shown
in Figure 3. The convergence rate of the conventional
iterative method is low even for the optimum parameter.
By using the CA method, we can improve the iteration
algorithm with relatively little additional complexity.
The acceleration method can be stated as
xn = λn
(
x1 + xn−1 − 2A + BG(xn−1)− xn−2
)
+ xn−2 (9)
where x0 = G(x(t)) and x1 =
2
A + B
x0G is the distortion
operator, which is defined in the previous section. In
order to obtain a good performance, A and B must be
chosen properly (they have to be selected by numeri-














The iterative method is used to improve the perfor-
mance of synchronous A/D converters, too. In the case
of synchronous SDM converters, distortion operator (G)
comprise of a sigma-delta modulator and a low-pass fil-
ter (LPF) to remove the shaped quantization noise. The
block diagram of operator G for a first-order sigma-
delta modulator is shown in Figure 4.
3 Asynchronous delta modulator
In an asynchronous A/D converter based on level-cross-
ing scheme, the conversion of samples takes place
whenever a reference level is crossed. The number of
reference levels depends on the dynamic range of the
continuous input signal. In delta level-crossing conver-
ters, difference between the input signal and the output
of the converter is passed from a level-crossing sampler.
In this case, the dynamic range of the input of the level-
crossing sampler and, consequently, the number of
Figure 3 Block diagram of Chebyshev acceleration algorithm.
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reference levels is decreased. Therefore, the number of
bits that are allocated to the amplitude of the input sig-
nal is reduced. The amplitude and time of each con-
verted sample should be considered for digital
transmission. The time difference between two consecu-
tive samples is quantized instead of the time of each
sample in order to prevent quantization error
propagation. In asynchronous DMs, the dynamic range
of the input signal should be known in order to specify
the number of reference levels and determine the inter-
val between them.
The modulator of asynchronous DMs is shown in Fig-
ure 5a. Reconstruction of the original signal from the
output of the modulator is depicted in Figure 5b. As





    (b) 
Figure 5 (a) Modulator of delta level crossing; (b) Demodulator of delta level crossing.
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can be seen in this figure, the nonuniform sampling
obtained from the level-crossing sampler is passed from
an integrator. The integrator assumes that irregular
samples are uniform, and then, integration is performed.
Subsequently, the output integrator, which is a set of
nonuniform samples, is passed from the interpolator,
and uniform samples are achieved. The approximation
of the original input signal is obtained by applying a
low-pass filter to the output of interpolators in order to
suppress the high-frequency components of the interpo-
lated signal. A decimator is used at the final stage to
reduce the sampling rate to the Nyquist rate.
The SNR of asynchronous DM is the same as the SNR
which is derived in [4]. Suppose that δt is the error of
time quantization. Then, the amplitude error of recon-
structed signal will be δV, which can be derived from





In Equation (12), V1 is the input of the level-crossing




is its slope. The quantization noise
power P(δV1), in the case that
dV1
dt
and δt are considered






In each time instant, V1 is the input analog signal Vin







and SNR for asynchro-
nous delta modulation can be written as
















are the power of the input
signal and its derivation, respectively The time differ-
ence of between consecutive samples is quantized
according to the precision Tc timer. It can be under-
stood from above equation that, by decreasing the value
of Tc and increasing the precision of the time quantizer,
the SNR of reconstructed signal will be increased.
In asynchronous converters, the oversampling ratio is
not an integer number and depends on the statistical
characteristics of the input signal. The SNR of the






for different over sampling rates is
shown in Figure 6. In this figure, N is the number of
bits for the amplitude quantizer (it specifies the interval
between reference levels). It can be seen in this figure
that, for a specific OSR, the SNR of the reconstructed






. After a threshold value for TC,
increase in the SNR is trivial. The same results (e.g., Fig-
ure 5) will be obtained for the level-crossing converter
when the number of quantization bits is 9, 7 and 5. On
the other hand, by using the delta level-crossing, the
number of reference levels is decreased to 105 (7 bits),
25(5 bits) and 7 (3 bits). The number of bits that are
needed to encode the difference time of between sam-






Table 1. As expected, by increasing the sampling rate,
the distance of between the samples is decreased and it
causes a reduction in the number of reference levels
(bits that are needed for amplitude quantizer).
The iterative algorithm is used in order to improve
the performance of delta level-crossing converter. The
distortion operator G consists of the modulator and
demodulator of the delta level-crossing converter,
excluding the decimator module in the demodulator. In
this method, the optimal l is obtained in way that the
SNR in its saturate value after 10 iterations will be max-
imum. SNR versus the iteration number for three differ-
ent timer resolutions is illustrated in Figure 7. It can be
comprehended from this figure that for a specific timer
resolution, the SNR of the reconstructed signal cannot
be enhanced by increasing the number of iterations
after a certain threshold. Hence, in order to improve the
SNR of the reconstructed signal, the precision of time
quantizer should be increased.
4 Asynchronous sigma-delta modulator
The asynchronous sigma-delta modulator can be imple-
mented without any clock and can operate at low supply
power because of its asynchronous design and simple
corresponding circuitry. In synchronous SDM A/D con-
verters, a high dynamic range is achieved. However,
there is a large number of coarsely quantized samples.
By combining the SDM with the level-crossing scheme,
the number of converted samples is decreased and a
high dynamic range is obtained. The modulator of this
converter consists of an integrator and a level-crossing
sampler in a negative feedback loop.
The concept of this A/D converter is presented in Fig-
ure 8. As can be seen in Figure 8b, an interpolation
stage converts nonuniform samples from the level-
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crossing sampler to uniform samples. Then, a decimator
is used in order to reconstruct the original signal from
interpolated samples in Nyquist rate. In a simple model
for the asynchronous sigma-delta modulator, the error
of level-crossing sampler is considered as an additive
noise. Therefore, it can be realized that the error signal
passes from a high-pass transfer function to receive in
the output of the modulator and it causes noise shaping,
which can improve performance of the system.
The SNR of the reconstructed signal versus the preci-





for different over sam-
pling rates is shown in Figure 9. Similarly to Table 1,
the number of bits that are needed to encode the differ-






is shown in Table 2. A comparison between
Table 1 and Table 2 shows that maximum distance
between samples in asynchronous SDMs is smaller than
those in asynchronous DMs and it leads to a smaller
number of bits for the time quantizer. The SNR versus
the iteration number for three different timer resolu-
tions is illustrated in Figure 10.
The total power consumption of the converter after a
specific number of iterations (N) can be obtained easily
by multiplying the power of the one iteration by N.
Dynamic power consumption is related to switch tran-
sitions and operating frequency of the circuit, while






Table 1 Number of bits for reference levels versus
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static power consumption is directly related to the
technology, which is used for the A/D converter imple-
mentation and should be measured after practical
implementation of the converter [17]. Dynamic power
consumption for our asynchronous converter can be
obtained from the following equation:
Pdynamic = fS·CLoad·(Vdd)2 + fclc·C′Load·(Vdd)
2. (15)
Where, CLoad and C
′
Load are approximately in the range
of (1-2) Picofarad and (100-200) Femtofarad, respec-
tively. Also, fS and fclc are operating frequency of the cir-
cuit (OSR * fNyquist) and frequency of the timer clock,
respectively. The right term of the above equation is the
power, which is consumed by the timer clock. By com-
paring the operating frequency of the circuit in the syn-
chronous and asynchronous converter with each other,
it can be understand that asynchronous circuits are very
effective converters in order to reduce dynamic power
consumption.
A first-order asynchronous sigma-delta modulator is
used in our simulation. Therefore, we compare its
results with a first-order synchronous sigma-delta mod-
ulator. The number of quantization level for synchro-
nous converters is considered equal to the number of
reference levels in asynchronous one. The simulation
results can be observed in Table 3. It can be found from
this table that good enhancement in the converter can
be achieved by using the level-crossing sampler instead
of the amplitude quantizer in a sigma-delta converter.
On the other hand, the complexity (simulation time T)
in an asynchronous converter is greater than that of an
synchronous one. Also, it can be seen that, by increasing
the timer resolution, the SNR of the reconstructed sig-
nal is increased and the SNR in the case that
1
TC
= 8, 192 is about 7dB better than
1
TC
= 4, 096 after
10 iterations.
Table 4 shows the sampling frequency, dynamic power
consumption and Effective Number of Bits for different
Figure 7 SNR versus iteration number for three different timer resolutions.
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Figure 8 (a) Modulator of sigma-delta level crossing; (b) Demodulator of sigma-delta level crossing.
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A/D converter. It can be found from this table that the
resolution and dynamic power consumption of the asyn-
chronous SDM converter after 10 iterations are more
than other converters. However, one iteration of an
asynchronous converter consumes less power than a
synchronous converter.
5 Conclusion
This paper presents a new iterative algorithm to convert
analog signal to digital (A/D) using an asynchronous A/
D converter. In the proposed methods, converted sam-
ples are nonuniform, which decreases the number of
additional samples and lead to decreasing in the power
consumption. Simulation results demonstrate that the
asynchronous sigma-delta modulator has better perfor-
mance than the synchronous one, and its quality even
can be enhanced by increasing the timer resolution.
The iterative algorithm is effective way to reconstruct
original signal from the nonuniform samples of the
asynchronous converter. Therefore, we use the iterative
method to improve performance of these A/D conver-
ters and decrease the distortion caused by the SDM
modulator. Hence, we can exploit filters with lower
Table 2 Number of bits for reference levels versus












Figure 10 SNR versus iteration number for three different timer resolutions.
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degree in order to decrease the cost and complexity of
the A/D converter.
These A/D converters have many applications because
of their simple structure and low power consumption.
Implementation of the iterative algorithm is simple, and
it is unnecessary to change the configuration of the A/D
converter in order to increase the number of iterations.
Also, it must be mentioned that using the iterative algo-
rithm to improve the performance of the system sup-
ports all types of SDMs with different orders and
different numbers of quantization bits.
Endnotes
aTime Varying. bCompound Fourier Transform.
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